Software Engineer with a passion for designing scalable, robust applications.
- Seattle, WA
-
03:33
(UTC -07:00) - https://purisa.me
Highlights
Pinned Loading
-
-
-
hdl-util/sdram-controller
hdl-util/sdram-controller PublicGeneric FPGA SDRAM controller, originally made for AS4C4M16SA
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.