Added BGA-200 P0.80x0.65 mm footprint for IS43LQ32256A-062BLI. #2436

Reexport non EP qfp packages (ensrue script in sync with FPs)

Reexport SO footpritns to get script and FPs in sync

QFP fix EP round radius (split #1821)

Fix EP round radius for LFCSP footprints

Fix EP round radius for SON packages

Fix EP round radius of DFN footprints

* Added generic buzzer 14D, 7mm height, RM10mm * changed name compliant with name convention * Changed 3D model name

…x14_P0.75mm_Ball0.32mm_Pad0.35mm_SMD Add 196-pin TFBGA, 0.75mm pitch, 0.32mm ball, 0.35 mm land for Microchip ATSAMA5D21

* Fixed courtyard * Fixed mask cutout. * Removed circles in mask cutouts.

add smt mounting hardware by wuerth

* Added SOD-923 footprint Datasheet: https://www.onsemi.com/pub/Collateral/ESD9B-D.PDF * Fixed front courtyard and datasheet link. * Coutyard should take pads into account, and silkscreen clearance at least line width. * Fix courtyard in 0.01mm grid

* add Alps SKRTLAE010 horizontal push button * SKRT: add -MP to name * SKRTLAE010: integrate review feedback

Adding ST_uTFBGA-36_3.6x3.6mm_Layout6x6_P0.5mm

Adding QFN-56-1EP_8x8mm_P0.5mm_EP4.3x4.3mm

The datasheet is avaliable here: www.keyelco.com/product-pdf.cfm?p=763 Signed-off-by: Alistair Francis <[email protected]>

Add missing non thermal vias footprint for LMZM23601

Fix EP radius and resync of LGA footprints

Add missing scripted variants of SO packages

Package_SO fix EP round radius

Fix EP round radius for TI QFN footpirnts

Fix EP round radius for xQFN footprints

Fix EP round radius for QFN footprints

…stead, found in RF lib)

Remove wrongly added qfn (manufactuer specific one is in RF lib)

* Create Diodes UDFN-10 footprint * Add reference to 3d shape (currently not present) * Add doc to description * Fix courtyard * Reverse 3d model dimensions

Signed-off-by: Levente Kovacs <[email protected]>

* Added SOT-523 footprint, modified from SOT-553 * Requested changes from chschlue completed * Moved courtyard in to 0.25mm

* Added WSON-10-1EP_2.5x2.5mm_P0.5mm_EP1.2x2mm. Datasheet: http://www.ti.com/lit/gpn/tps63030 Generated by script, using PR pointhi/kicad-footprint-generator#453 * Regenerated footprint after script change, using PR: pointhi/kicad-footprint-generator#422

* Added footprint for DFN-8-1EP_2x2mm_P0.5mm_EP0.7x1.3mm. Datasheet: https://www.onsemi.com/pub/Collateral/NUF4401MN-D.PDF * Regenerated footprint after script change: pointhi/kicad-footprint-generator#422 * Regenerated footprint after data change: pointhi/kicad-footprint-generator@99f5bef

* Added QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm. Generated by script, using PR: pointhi/kicad-footprint-generator#458 Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/00002164B.pdf * Regenerated footprint after script change: pointhi/kicad-footprint-generator#422

These footprints were generated using: pointhi/kicad-footprint-generator#492

* Add thermal vias to all TQFN packages * Add missing Maxim Txx55 5x5mm TQFN scripted footprints This adds all footprints from the Maxim 21-0140 datasheet that were not already added. * Regenerate TQFN footprints with updated size_sources One url was fixed, the others have package outline numbers added to the url. Script PR: pointhi/kicad-footprint-generator#470

* Add HVQFN-24 4x4mm P0.5mm EP2.6x2.6mm * Regenerate footprint Moved the the right folder

#2084) * Addition of footprint for JTD series of DC-DC COnverter from XP Power (JTD15 & JTD20) * Rotated Part, Moved Fab Text & reduced hole sizes * Fixed footprint origin (accidentally moved on rotate)

* Addition of footprint for JTD series of DC-DC COnverter from XP Power (JTD15 & JTD20) * Rotated Part, Moved Fab Text & reduced hole sizes * Fixed footprint origin (accidentally moved on rotate) * - rotation of all pads are now 0 degrees - Pin 1 changed to roundrect Co-authored-by: Christian Schlüter <[email protected]>

* Addition of footprint for JTD series of DC-DC COnverter from XP Power (JTD15 & JTD20) * Addition of Recom RAP60-FW Series of 60W DC-DC Converters * remove files from another branch as I forgot to start from the master branch * Rotated footprint so pin1 is in top left & moved fab text to bottom of (rotated) footprint * - all pads now have rotation of 0 degrees - Pin 1 changed to roundrect style

* Added TSSOP variants as specified in JEDEC MO-153. All are generated using the ipc-gullwing-generator. * Corrected JEDEC TSSOP 8mm body width overall package width. * TSSOP JEDEC MO-153: Regenerated after correcting overall package width tolerance.

#2083) * Addition of Texas Instruments DC-DC COnverter Modules PTN78000 (1.5A), PTN78020 (6A) & PTN78060 (3A) * Fixed errors as per travis Output (incorrect line widths, comma in tags & a contruction ine I forgot to delete * Fixed some minor dimension errors * Moved footprint name down to bottom of footprint

* Add footprint TQFN-48 * updated with lastest version of script * update footprint with fixed script

DS: http://www.ti.com/lit/ds/symlink/ts3l501e.pdf#page=23 Sym: KiCad/kicad-symbols#2505 Script: TBD

Fixes #2082

See #2082 * Fix PQFP

The device will be placed onto the board. Most likely manually, but it will be assembled and thus should not be virtual (KLC F8.1)

…Converter_DCDC_XP_POWER-ITxxxxxS_THT (#2079) * Fixed wrong Y pin spacing of Choke_Schaffner_RN202 Y pin spacing before was 10mm and has been fixed to 15.2mm. * Fixed missing pads required for XP Power ITQ series Current footprint Converter_DCDC_XP_POWER-ITxxxxxS_THT is incompatible for linked XP Power ITQXXXXS(A) series as pins 5 and 8 are missing. For ITQXXXSA (single output) series these pins are not used but physically there while for ITQXXXXS (dual output) series pin 8 is required for negative output voltage. Changes: 1. Added missing pads for pin 5 and 8 2. Updated the link of both ITX and ITQ series datasheets * fixed wrong pad to silkscreen Y offset

* Addition of Texas Instruments DC-DC COnverter Modules PTN78000 (1.5A), PTN78020 (6A) & PTN78060 (3A) * Fixed errors as per travis Output (incorrect line widths, comma in tags & a contruction ine I forgot to delete * Fixed some minor dimension errors * Moved footprint name down to bottom of footprint * Renamed Texas PTN series of DC-DC converter modules to the generic TI module names (PTN78000 is now EUS, PTN78020 is now EUK & PTN78060 is now EUW All footprints have been moved to the Modules library as they may not necessarily be used for DC-DC Converters * Added modules * Added some keywords * Removed PTN78000,78020 & 78060

Same general rule as for diodes and LEDs.

Datasheet: https://www.mentor-bauelemente.de/produktpdf/?katalog=ll&pdf=ll14-41.pdf&id=37

* Relay: Add Panasonic AD11 Form A * Relay: Fix AD11 3D paths * Relay: Re-fix AD11 3D path * Relay_THT: Rotate footprint of AD11 * Relay_THT: Unrotate ADW11 pad * Relay_THT: Rename ADW11 fp to conform to naming standards * Update 3D model path

* Create Converter_DCDC_TRACO_THD_15-xxxxWIN_THT.kicad_mod * Fix F4.2 by rotating part * Fix dimension of outlines * Rotate REF** labels and place all labels as requested

…name / RN142,RN143,RN202 mechanical corrections / added RN218 (#2107)

…1 standard using library expert pro, changed pads to have no rotation Adjusted F.Silk to have 0.2mm margins from pads and to be outside of F.Fab Added fab pin 1 indication via bevel Adjusted courtyard to be 0.25mm from pads and fab lines

* Add USB Micro-B connector Amphenol 10104110 * Fixed footprint name and F6.2 violation. * More fixes

* Added relay Omron G2RL * Fix courtyard corner

Wuerth MH: Anchor pad margin to avoid DRC errors

Generated using: pointhi/kicad-footprint-generator#510 Datasheet: http://www.ti.com/lit/ds/symlink/lm5161.pdf#page=34 Package drawing: http://www.ti.com/lit/ml/mpds370/mpds370.pdf Custom TI name: R-PDSO-G14 (PWP)

see #1989 depends on KiCad/kicad-symbols#2545

* Add SMD DPDT switch C&K JS202011JCQN. * Swapped the pad numbers. This makes pin 1 the top left pad.

* Added Bourns SRP5030T SMD inductor. Datasheet: https://www.bourns.com/data/global/pdfs/SRP5030T.pdf Generated using: pointhi/kicad-footprint-generator#509 * Removed manually the empty string in silkscreen.

* Added Omron B3FS tactile switch series. Datasheet: https://omronfs.omron.com/en_US/ecb/products/pdf/en-b3fs.pdf * Added datasheet link to description field * Added pin 1 location mark in silkscreen. * Fixed courtyard to be 0.25mm away from the body * Fixed silkscreen line thickness

* added ESP32-S2 SoC Module * fixed errors from check script * Pads 40/41 in wrong order * REF got changed to U1 (editing from pcbnew?) * add reference to not existing as of yet 3d model * fix EPAD size * moved silk completely clear of Fab * fix pad orientation along bottom edge * fixed fab line length * fixed courtyard spacing * include url in description * Adjust bottom silk alignment for consistency, move 0.2mm away from pads per KLC, add pin 1 indicator to silk and fab, add 5 pin silk markings to aid in debugging Co-authored-by: Chris Morgan <[email protected]>

* Added footprint for CUI CMT-8504-100-SMT * Added footprint for CUI CMT-8504-100-SMT. Datasheet: CUI_CMT-8504-100-SMT * Adjust courtyard and change 3D model from stp to wrl * Fixed courtyard and 3D model name * Added footprint for CUI CMT-8504-100-SMT * Added footprint for CUI CMT-8504-100-SMT. Datasheet: CUI_CMT-8504-100-SMT * Adjust courtyard and change 3D model from stp to wrl * Fixed courtyard and 3D model name * Added polarity mark in silkscreen and datasheet link to description field * Added footprint for CUI CMT-8504-100-SMT * Added footprint for CUI CMT-8504-100-SMT. Datasheet: CUI_CMT-8504-100-SMT * Adjust courtyard and change 3D model from stp to wrl * Fixed courtyard and 3D model name * Added polarity mark in silkscreen and datasheet link to description field * Remove '+' silkscreen mark inside component.

* Added Maxim WLP-9 footprint * Changed value and 3D model name

* Create Molex_Pico-SPOX_87437-1443_1x14-P1.5mm_Vertical.kicad_mod * Fix datasheet URL * Fix SilkScreen position * Fix pad spacing and fab line * Fix courtyard * Add pin 1 indicator * Extended fab lines through part for better visibility of part outline Co-authored-by: Chris Morgan <[email protected]>

* Connector_BarrelJack: Add CLIFF FC681465S DC socket * Connector_BarrelJack: Correct FC681465S pin numbering * Connector_BarrelJack: Replace datasheet URL with a correct one * Add pin 1 indicator to silk Co-authored-by: Chris Morgan <[email protected]>

* Added USB connector Lumberg 2411 02 * Fixed CrtYd line. * Rotated 90° CCW to have pin 1 at the top left corner (F4.2).

* Add Würth 7499010001A RJ45 connector * Add LEDs to description of RJ45_Wuerth_7499010121A_Horizontal

* ASMB-KTF0-0A306 Again * Corrections * Correction to ',' tag * Add datasheet to part description * Shift silk screen to be 0.2mm away from pads. Fix pad locations to match datasheet. Co-authored-by: Chris Morgan <[email protected]>

* Add RJ45-Molex vertical connector footprint The Molex 85513 series is a surface-mount only (no mechanical via/holes) RJ45 unshielded vertical plug. Product webpage at https://www.molex.com/molex/products/part-detail/modular_jacks_plug/0855135013. * fix build errors Fix errors for https://travis-ci.org/github/KiCad/kicad-footprints/builds/664247247: - change Ref** to REF** - change line width in F.Fab - move footprint by (-.3,0)mm - add wrl model path * decrease courtyard size to 0.5, increase silk distance - the distance of the courtyard was previously calculated from the silk layer, not the actual connector - increased gap between element on silk and copper layer. * Wrapping courtyard layer - Wrapping courtyard in 0.5mm on 0.01mm grid around part dimensions of connector (F5.3) and requested in #2157 (comment)

* Adds Connector RJ11 Connfly DS1133-S4 * change pad size * travis findings * Review changes * moves silk * better gap silk fab * Increase mounting hole size from 2.2 to 2.3mm to match recommended datasheet footprint. Move silk slightly away from mounting holes. * Fix courtyard to go around the mounting holes. * Change courtyard to arch around mounting holes * Add Pin1 marker on fab layer * Review fixes rename to RJ14 add orientation to designator move pin1 marker closer to silk courtyard space to mounting holes gap between silk and fab to zero silk to close to mounting holes * Fix 3D modle name Co-authored-by: Chris Morgan <[email protected]>

* Converter_DCDC_TRACO_THD_15-xxxxWIN_THT adjust rotation of pads to 0 by swapping size and size x values * Converter_DCDC_TRACO_THD_15-xxxxWIN_THT fabrication, courtyard and silk fixes

* Add Murata 78250JC footprint * Fixed Murata 78250JC footprint * Fixed Murata 78250JC footprint again * Add future 3D model path to Murata 78250JC footprint * 3D model path in Murata 78250JC footprint is now wrl * Addressed #2154 (review) * Addressed #2154 (comment) * Move silk inside of courtyard and outside of fab to avoid potential uneven parts on the pcb Co-authored-by: Chris Morgan <[email protected]>

USB3_A_Plug_Wuerth_692112030100_Horizontal USB_A_CNCTech_1001-011-01101_Horizontal

* Create RJ45_Wuerth_7499111446_Horizontal.kicad_mod * Fix F7.2 and F9.3 * Fix F5.3 * Rotate part * Fix silkscreen and courtyard * Fix courtyard * Expand pad size of holes to match other jacks Co-authored-by: Chris Morgan <[email protected]>

* Create Amphenol_M8S-03PMMR-SF8001.kicad_mod * Update Amphenol_M8S-03PMMR-SF8001.kicad_mod * Fix F9.3 rotation and offset values * Update fp-lib-table * Rotate part * Fix courtyard and silkscreen * Fix pin 1 offset * Fix courtyard

* Added Wuerth 614004143726 USB-A socket * Added properties * Fix position and line width * Moved courtyard to correct grid * Changes requested * Shift pin 1 silk to be 0.2mm away from nearest pad Co-authored-by: Chris Morgan <[email protected]>

… regulator. (#2159)

* Create TE_5767171-1_2x19_P0.635mm_Vertical.kicad_mod * Update TE_5767171-1_2x19_P0.635mm_Vertical.kicad_mod * Fix F5.1 and F5.2 * Fix F6.2 * Add datasheet url * Move silkscreen out of fab line * Fix courtyard * Fix courtyard to be same distance on both sides Remove pin 1 marker on fab layer * Center part as this is an smt component and the center is used for the plastic clip that the pick and place grabs on these kinds of connectors Shift part dimensions to match drawings. A few things were off by a handful of mm Shift courtyard to be 0.5mm from nearest features. It was too far away on the sides by a few tenths of a mm. Co-authored-by: Chris Morgan <[email protected]>

* Restore PLCC-32 THT socket footprint This footprint was removed in #675 along with some incorrect footprints. This footprint seems to be correct. * Fix courtyard size * Fix courtyard again * Add datasheet link to footprint description

…20 DC/DC regulator. (#2159)" (#2165) This reverts commit c9c4aeb.

* fixed THT -> SMD and NXE2 -> NXEx * adjusteded Keepout-Area, Origin, Pads orientation and Silkscreen * fixed pnp origin and silk to pad clearance * horiz. centered component

Co-authored-by: evanshultz <[email protected]>

* Removed pad numbers from paste only pads * removed duplicate pads

* Connector PCB Edge: create Mini PCIe cards and sockets * Connector PCB Edge: Mini PCIe socket only * Connector PCB Edge: Rename MiniPCIe to PCI Express Mini * Connector PCB Edge: update bus mini pcie, remove cards from the pull request * Connector PCB Edge: Fix mini pcie names * Connector PCB Edge: Update BUS PCI Express sockets * Connector PCB Edge: Update BUS PCI Express doc link * Connector PCB Edge: BUS PCI Express Update position of lines * Connector PCB Edge: BUS PCI Express, fix url and keep out zones * Connector PCB Edge: BUS PCI Express, fix CrtYd * Connector PCB Edge: BUS PCI Express, renamed * Connector PCB Edge: BUS PCI Express, rename MP pads * Connector PCB Edge: BUS PCI Express Fix crtyd distance to 0.5mm * CONNECTOR PCB EDGE: Fix footprint lines of mini-pcie connectors * MINI-PCIE: Add 2 more Silkscreen lines

* Fix hole sizes in 2.54 mm headers. The holes were previously 0.8 mm diameter, which is too small to accommodate a standard header. Normal header posts are 0.025" square (0.635 mm), and so the diagonal (approx. 0.898 mm) will not fit into a 0.8 mm hole. 1.0 mm is an appropriate size. * Fix hole sizes in 2.54 mm headers (for Arduino Nano footprints). The same modification made in the parent commit: The holes were previously 0.8 mm diameter, which is too small to accommodate a standard header. Normal header posts are 0.025" square (0.635 mm), and so the diagonal (approx. 0.898 mm) will not fit into a 0.8 mm hole. 1.0 mm is an appropriate size. now applied to the Nano footprints.

Datasheet: https://www.cuidevices.com/product/resource/cmr-12062s-67.pdf 3D: KiCad/kicad-packages3D#681

* Updated file with that generated by Python script * Swapped x and y dims on footprint (mistake on my part) * Updated following corrections to YAML

* Fix a couple relay footprints * Review fixes - Correct one 30.22 fab line to horizontal - Make 30.22 fab layer bevel exactly 1mm - All fab lines now 0.1mm wide - 30.22 silk lines now 0.11mm from fab lines and pin 1 silk mark 0.25mm from other silk lines Co-authored-by: evanshultz <[email protected]>

* Fix ublox_NEO footprint missing paste on VCC pad 23 Resolves #2204 * Modify silkscreen outline The existing silkscreen outlines for ublox NEO, LEA and MAX parts had variable clearances of, in some cases, just 0.01mm to copper pads - modified to give 0.2mm clearance as per KLC guidelines. Because [particularly on the MAX part] this makes pin 1 less clear, I have reduced the silkscreen around pin 1 to make it more readily identifiable. If there is a preferred approach e.g. additional silkscreen as per SOIC parts, I would be happy to modify accordingly. * Update ublox NEO, MAX and LEA to IPC-7351C style roundrect pads * Modified assembly layer to KLC preferred 1mm bevel Modified assembly layer to KLC-preferred 1mm bevel instead of pin 1 marker * Modify silkscreen to extend around pin 1 as agreed Silkscreen outline now extends around pin 1 as per scripted SOIC footprints

* USB_A_Molex_67643_Horizontal * Molex_67643, silk moved from under component, added pin1 designator * USB_A_Molex_67643_Horizontal moved silk from copper better description

Dimensions are the same as SRU8043 (already exists), but height changes. Datasheet: https://bourns.com/docs/product-datasheets/sru8028.pdf

https://www.ti.com/lit/ml/msop001a/msop001a.pdf https://www.ti.com/lit/ml/msop002a/msop002a.pdf Replaces existing `SO-8_5.3x6.2mm_P1.27mm` with scripted version and adds other variants of this (rather uncommon) package series.

Fixes pointhi/kicad-footprint-generator#278 for DFN footprints

This fixes pointhi/kicad-footprint-generator#465 We discovered that the hole size was wrongly rounded. This now uses the suggested size as given in the datasheet

* Added TDFN 10 Package with Exposed pad * Fixed 3D model name * Added files from footprint generator * Updated to match changes requested in Footprint Script PR

Datasheet: https://www.ti.com/lit/ds/symlink/tpa6132a2.pdf Generated using script: pointhi/kicad-footprint-generator#526

* initial version of HQ1157 * rotate pi/2 CW

* Add footprint for analog LFCSP-WD-8 * update footprint with new configuration

* Package SO: Create HTTSOP package for TPS2663xPWP * HTTSOP-20: Push after generating again with the modified generator

* Begin THT double coil latching * Add EC2 series footprints * Add EE2 remaining footprints * god damnit

* Common mode choke Wuerth WE-SL5 * Common mode choke Coilcraft 1812CAN: FIx silkscreen clearance

* Common mode choke Coilcraft 0603USB * Common mode choke Coilcraft 0805USB * Common mode choke Coilcraft 1812CAN

… in diagonal length) Without this the orientation of the package is not apparent using only the FAB layer.

@chschlue

…2167) * Added TDFN-8-1EP_2x2mm_P0.5mm_EP0.8x1.38mm package for MAX17620 DC/DC regulator. * Recreated TDFN-8-1EP_2x2mm_P0.5mm_EP0.8x1.38mm package as requested by @chschlue in pointhi/kicad-footprint-generator#514 (review). Hereby changed package name to TDFN-8-1EP_2x2mm_P0.5mm_EP0.8x1.2mm as this is the true size the package drawing dictates. * Changed footprint according to request of @chschlue in pointhi/kicad-footprint-generator#514 (comment) .

* Add 6.35mm and speakON connectors * Add Neutrik XLR connectors * Add NJx 6.35mm jacks * Push the last two XLR connectors Confirmed with Neutrik their dimensions/style * Fix copy/paste error on NC4FBV * Correct width of M series back end * Initial review fixes - NMJ4HCD2: link and description fixed - NRJ6HM-1-AU like NRJ6HM-1 - Move NSJ12* pins S2 and SN2 to correct location - NSJ8*/NSJ12* nose diameter to 8.95mm * Change G pins on NSJ8/NSJ12 to 2.9mm pad * NRJ6HM-1: "SN" pin to "S" * Correct pin names for HM-1 jacks * Shrink pads slightly for clearance * Add Jack_XLR-6.35mm_Neutrik_NCJ6FA-H-DA_Horizontal And fix description of other NCJ6FA-H* footprints * URL and description fixes for NCJ6FA-V * Fix NCJ6FA-H* pin 1position * Shrink annular rings on 3mm pads 1.2mm drill holes had with 3mm pad diameter changed to 2.9mm diameter for greater pad-to-pad clearance (at least 0.2mm) * Delete duplicate elements * Jack_XLR_Neutrik_NC5MBV-B_Vertical cleanup Remove extraneous and nearly-overlapping arcs (just slightly offset or buried under "correct" arcs) * Jack_XLR_Neutrik_NC5MAV-SW_Vertical close courtyard * Correct location of NC3FAHR mounting holes * Fix NC3FAV right-side courtyard location * Fix NC5MAV pad 5 location * Fixed NC5MAV-SW pad 5 and N locations * Fix/update AA series - Remove G pad from NC3FAAH1 - Fix bottom fab outline width on NC3MAAH - Fix G pad location on NC3MAAV - Align line ordering in NC3FAAV files * speakON chassis fixes - Correct NL*MD-H body length - NL4MD-V-1 screw holes reversed * Fix speakON combo - NLJ2MD-V add NPTHs - Fix body width of NLJ2MD-H * Fix vertical speakON courtyard offset to 0.5mm * Fix B series - NC3FBH2 / NC3FBH2-B: Correct body depth due to datasheet mistake - NC3MBV*: Align line ordering - NC5FBV-B: Delete duplicate fab arc - NC5MBV / NC5MBV-B: Aligned line ordering and improved bottom right fab arc * Fix flange thickness (7.5mm) on NC4 footprints * Fix flange thickness (6.3mm) on NC5MAH * Fix flange thickness (6.5mm) on NC5FAH * Fix flange thickness (7.5mm) on NC5FBH * Fix flange thickness (7.5mm) on NC5MBH * Fix flange thickness (6.35mm) on NC3M[A|AA|B]H - Did not touch *L or *R footprints yet because the datasheet indicates the cutout wouldn't support a 6.35mm flange. * Fix flange thickness (6.5mm) on NC3F[A|AA|B]H - Did not touch *L or *R footprints yet because the datasheet indicates the cutout wouldn't support a 6.5mm flange * Fix flange thickness (5.0mm) on NC3[F|M]AH[L|R]* * Change *L and *R cutouts to Edge.Cuts layer * Make NC3M*H footprints 18.2mm wide - Also fixed a few more of the *L and *R parts that didn't have the cutout on the Edge.Cuts layer and didn't have a 5mm flage depth * Make NC3F*H footprints 21.5mm wide - Also fixed NC3FBHL1 that didn't have the cutout on the Edge.Cuts layer and didn't have a 5mm flage depth * NC4: F body width to 22.1mm and M to 18.5mm * NC5: Update body widths * Minor fixes - NC5*AH: Update to 12.5/12.8mm flange side widths. - Center NC3MAAH flange terminal cup end. * NCJ6FA-H body update * NC3FAAH* and NC3M[A|B]H[L|R] body update * NC3F[A|B]H body update * NC3M[AA|B]H body update * NC3MAH body update * NC[4|5]M body update * NC[4|5]F body update * NC3FAHR body update * NC3F[A|B]HL body updates * NCJ6FA-H cup depth to 11.45mm * Correct NC3FAHR-0 errors * Fix FAHL/FAHR/FBHL body dimensions * Correct F[A|B]H[L|R] body outline * Fixes to NC5 footprints

* Added WDFN-8-1EP_4x3mm_P0.65mm_EP2.4x1.8mm (script generated) Datasheet: https://www.onsemi.com/pub/Collateral/LC709203F-D.PDF 3D: KiCad/kicad-packages3D#688 * Rerun script after parameters change (datasheet link and EP maximum)

* extend selection of DIN41612 connectors This selection was generated by an updated script using the kicad-footprint-generator. This current selection was built by checking the catalogs of ept, ERNI and Harting and collect the most standard series. Added in this commit were: B (was already present), C, D, E, F, Q, R Still missing standard series are: - H11, H15 (vertical and horizontal are different from each other and require an updated script, only H11 horizontal is present) - M (has a lot of variations which needs to be tracked). There are also many manufacturer specific variants which might follow (some are very easy to add to the script, others not so much). The new script was made to copy the style of the existing scripts, just adding the increased flexiblity to generate all series. Changes to the generated footprints compared to the existing B series are: - a1 pin is a roundrect instead of rect - vertical connectors got their silk ref moved to the side. They are often used on backplanes, so there might be no space on top. - courtyard of the horizontal connector is simpler on the connector side. This space if off the PCB anyways and there needs to be room to attach the connector. - names are now always using two digit numbers for rows and pins. - Q and R series vertical have slightly more drawings, trying to symbolise their inverted connector nature (vertical is male, while usually they are female). There are two series where the names contain the rows which are occupied. These are due to connectors only ept sells (E and F series 2x16). The standard is to leave the center row empty, ept also sells a variant where the top row is empty. To distinguish those only the non-standard has the rows added to the name. As a general remark to these connectors. The naming of the pins and rows is very strict, based on the location relative to the mounting position. At least in vertical this always holds true, horizontal got some flexibility on the spacing. The origin is always located at the a1 pin, even if it is not present. This ensures that connectors can be switched without having to change everything. This was already the case for the existing connectors. * update autogenerated DIN41612 connectors: this is the output of scripts/Connector/Connector_IEC_DIN/generate_din41612.py in kicad-footprint-generator at revision e610537351f77d457bc2f90f021258384de20fc8 * update DIN41612 connectors from updated script * fix colliding silk in DIN41612 F vertical * remove WIP H15 connectors added them by accident, not done yet * din41612: update script generated connectors * din41612: regenerate connectors from script * din41612: update script output * din41612: increase copper on large holes * din41612: update from script output - increases silk screen distance - fixes pin numbering * din41612: updated with increased clearance * din41612: update (horiz pin 1 moved & larger clearance) * integrate review feedback

* Add DFN-6-1EP_2x2mm_P0.5mm_EP0.6x1.37mm * Regenerate DFN-6-1EP_2x2mm_P0.5mm_EP0.6x1.37mm

* Add VQFN-24-1EP_4x4mm_P0.5mm_EP2.5x2.5mm * Regenerate VQFN-24-1EP_4x4mm_P0.5mm_EP2.5x2.5mm footprints * Remove VQFN-24-1EP_4x4mm_p0.5mm_EP2.5x2.5mm footprints * Add regenerated HVQFN-24-1EP_4x4mm_P0.5mm_EP2.5x2.5mm

* pin names mached with symbol: 12, 13 * SD Kyocera 145638* footprints fixed: - rotated 180° - RefDes moved to visible area * SD_Kyocera_145638* CrtYd CI errors fixed. * clearances fixed. * SD_Kyocera_145638* SD card dimensions transfered to Dwgs.User layer. * fix Travis-CI error: CrtYd grid * SD_Kyocera_145638* anchor fit to pick&place point, pad orientation set to 0.

* Fixed Keystone 2479 This footprint was generated using: pointhi/kicad-footprint-generator#490 Notice that footprint in master didn't match with this generator...

* Add LFCSP-16 1.3x1.3mm EP * update according to kicad-footprint-generator change

* Replace tht solder wire with scripted and add relieve version * Fix spelling, fp name format and description - The correct spelling is strain relief - Remove trailing zeros - Use mm² in the description as it is quite safe and easier to read * Increase Drill Diameter for Large Wires

* Connector JAE: Add Nano SIM Card SF72S006 * SF71S006: Fix positions of some pads * JAE SF72S006: Moved anchor * JAE SF72: Remove unwanted footprints * JAE SF72: Rework * JAE SF72: Fix CrtYd and Silkscren

* Fix Vishay-MBLS pin order * Move reference to 0,0

* Added QFN-56 5.9x5.9EP * Corrected footprint properties * Update PR2208 with ThermalVia and link to kicad-footprint-generator PR530 * Added ThermalVias version of QFN56 5.9EP * Updated kicad-footprint-generator definition with nominal values.

#2158) * ESP32-S2-WROVER: Added keepout on DWGS layer for espressif recommended clearance of 15mm. Removed tick lines. Move courtyard around clearance area. Figure 13 in https://www.espressif.com/sites/default/files/documentation/esp32_hardware_design_guidelines_en.pdf shows clearance drawing * Switch silk pin 1 indicator to look like the other ESP32 modules. Remove some of the 5 pin ticks that were left in. Shift fab pin 1 indicator under pin 1. Expand keepout to go under the antenna as that area is absolutely a keep out. * Make ESP32-S2-WROVER look more similar to other parts on fab and silk

* Fix TC2050-IDC-NL courtyard and added front silkscreen. * Adjust courtyard to real shape and add z-keepout * Removed text on sides, keeping on top and bottom.

add SMD Fuse Schurter UMZ250

Added footprint for CUI CMR-12062S-67 speaker

add SMA connector Molex 73251-2120

Added TC2050-IDC-NL with bottom courtyard for TC2050-NL clip board.

Tag-Connect TC2050-IDC-NL: Fix unclosed courtyard.

* Add Harwin S1941-46R spring contact * Fix KLC violations * Fix line width on F.CrtYd * Fix fabrication layout * Fix courtyard clearance * Update description

https://www.st.com/resource/en/datasheet/lm2903.pdf#page=16

@Ripae

pointed out by @Ripae in #2157, with the fix suggested by @cp-aqulla.

Attempt to fix problems reported in 4a799a0

Signed-off-by: Ilias Daradimos <[email protected]>

Add USB Micro-B connector Amphenol 10118194

* Connector: Add Wuerth WP-THRBU REDCUBE THR connectors * Rename and duplicate footprints for entire Wuerth WP-THRBU and WP-THRSH series * Move Wuerth REDCUBE THR footprints to TerminalBlock_Wuerth/ * Add TerminalBlock_Wuerth to library table * Add TerminalBlock_Wuerth.pretty README

* Added footprint for OLED 128x64 * Updated anchor position * Updated circle diameter and width

* Added MicroChip DFN-8-1EP Dual Flat 8 Lead Package * Regenerated DFN

* Fix travis * Delete Diode_Bridge_GeneSiC_Semiconductor_KBPC_T_Mountpoint.kicad_mod * Added D_DO-247-2_Vertical * Add silk mark, and horizontal packages * Delete D_DO-247-2_Vertical.kicad_mod

Fix reversed pin numbering of RJ45_Molex_0855135013_Vertical

* Added IXYS GUFP footprint * Added IXYS GUFP * Fixed line width * Review fixes

* UDFN2020-6_Type-F package added * courtyard is fixed * Named with manufacturer keyword

* Fix issue #2348, added missing F.Paste for pad number 3 * fixed missing circle

* Add mounting holes with a fastener pad on the top layer and a minimal annular ring on other layers * Fix F9.3 match part name to file name * Fix incorrect pad type * Add TopBottom variant with exposed copper pad on outer layers, but not inner

It should be 0.1mm. It was 0.15mm.

silk layer fix

) * Silkscreen addition * Fix silk layer clearance * Rotation applied

* Added SO-14_3.9x8.65mm_P1.27mm

* Added Transformer_Wuerth_750315371 courtyard grid fix

…4mm) (#2175)

* Added Converter_ACDC_MeanWell_IRM-60-xx_THT Last fixes * Rotated

* Create SOIC-14-16_3.9x9.9mm_P1.27mm.kicad_mod Added SOIC-14-16_3.9x9.9mm_P1.27mm.kicad_mod using the ipc_gullwing_generator script from the kicad-footprint-generator library. * Update SOIC-14-16_3.9x9.9mm_P1.27mm.kicad_mod Corrected component value to be SOIC-14-16_3.9x9.9mm_P1.27mm * Update SOIC-14-16_3.9x9.9mm_P1.27mm.kicad_mod Updated the description of the SOIC-14-16 footprint in properties

* LED_D5.0mm-4_RGB_Staggered_Pins fix datasheet and description * fix travis crtyrd

* Add DFN-8-1EP_2x2mm_P0.5mm_EP0.6x1.2mm used for the SGL0622Z * DFN-8-1EP_2x2mm_P0.5mm_EP0.6x1.2mm updates after generator script changes

wrong path for 3D model in file of "MagneticBuzzer_Kobitone_254-EMB84Q-RO" ${KISYS3DMOD} was used twice in path name On branch mountyrox_BugfixMagneticBuzzer Changes to be committed: modified: Buzzer_Beeper.pretty/MagneticBuzzer_Kobitone_254-EMB84Q-RO.kicad_mod

* Added footprint for ADE7953 * Fix file * Fix errors * Clean-up file * Fix widths * Generate footprint with right generator * Fix solder paste layer * Fix Paste * Last attempt at fixing Paste layer * Update footprint * Update footprint from generator

* Create Diode_Bridge_Vishay_KBPM.kicad_mod * Fab lines to 0.1mm width and courtyard on grid

…A-062BLI

…ad-footprints into feature/IS43LQ32256A-062BLI

Commits on Dec 25, 2019

UMZ250: integrate review feedback

hvraven committed Dec 25, 2019

Configuration menu

View commit details

Copy full SHA for 9a8e963

Browse repository at this point

Copy the full SHA

9a8e963 View commit details

Browse the repository at this point in the history

Commits on Mar 18, 2020

update datasheet URL (#2156 )

floesche authored Mar 18, 2020

Configuration menu

View commit details

Copy full SHA for b3e857a

Browse repository at this point

Copy the full SHA

b3e857a View commit details

Browse the repository at this point in the history

Commits on May 7, 2020

Shrouded, latched IDC headers (#1586 )

evanshultz authored May 7, 2020

Configuration menu

View commit details

Copy full SHA for 1a58dfd

Browse repository at this point

Copy the full SHA

1a58dfd View commit details

Browse the repository at this point in the history

Commits on Jul 18, 2020

Add script generated TDFN-14 (#1686 )

drid authored Jul 18, 2020

Configuration menu

View commit details

Copy full SHA for 39a01fb

Browse repository at this point

Copy the full SHA

39a01fb View commit details

Browse the repository at this point in the history

Commits on Aug 26, 2020

Add Würth WE-GF inductor (#2327 )

Schlumpf authored Aug 26, 2020

Configuration menu

View commit details

Copy full SHA for 782602a

Browse repository at this point

Copy the full SHA

782602a View commit details

Browse the repository at this point in the history

Added BGA-200 P0.80x0.65 mm footprint for IS43LQ32256A-062BLI. #2436

Added BGA-200 P0.80x0.65 mm footprint for IS43LQ32256A-062BLI. #2436

Commits on Nov 8, 2019

Commits on Nov 9, 2019

Commits on Nov 13, 2019

Commits on Nov 14, 2019

Commits on Nov 20, 2019

Commits on Nov 22, 2019

Commits on Dec 25, 2019

Commits on Dec 27, 2019

Commits on Dec 31, 2019

Commits on Jan 2, 2020

Commits on Jan 3, 2020

Commits on Jan 5, 2020

Commits on Jan 6, 2020

Commits on Jan 7, 2020

Commits on Jan 8, 2020

Commits on Jan 13, 2020

Commits on Jan 14, 2020

Commits on Jan 16, 2020

Commits on Jan 18, 2020

Commits on Jan 19, 2020

Commits on Jan 22, 2020

Commits on Jan 24, 2020

Commits on Jan 28, 2020

Commits on Jan 29, 2020

Commits on Feb 4, 2020

Commits on Feb 5, 2020

Commits on Feb 6, 2020

Commits on Feb 7, 2020

Commits on Feb 9, 2020

Commits on Feb 13, 2020

Commits on Feb 14, 2020

Commits on Feb 15, 2020

Commits on Feb 18, 2020

Commits on Feb 21, 2020

Commits on Feb 22, 2020

Commits on Feb 23, 2020

Commits on Feb 25, 2020

Commits on Feb 27, 2020

Commits on Mar 6, 2020

Commits on Mar 11, 2020

Commits on Mar 12, 2020

Commits on Mar 13, 2020

Commits on Mar 14, 2020

Commits on Mar 15, 2020

Commits on Mar 16, 2020

Commits on Mar 17, 2020

Commits on Mar 18, 2020

Commits on Mar 19, 2020

Commits on Mar 20, 2020

Commits on Mar 21, 2020

Commits on Mar 22, 2020

Commits on Mar 23, 2020

Commits on Mar 24, 2020

Commits on Mar 27, 2020

Commits on Mar 28, 2020

Commits on Mar 30, 2020

Commits on Apr 7, 2020

Commits on Apr 21, 2020

Commits on Apr 22, 2020

Commits on Apr 24, 2020

Commits on Apr 26, 2020

Commits on May 1, 2020

Commits on May 2, 2020

Commits on May 3, 2020

Commits on May 5, 2020

Commits on May 7, 2020

Commits on May 8, 2020

Commits on May 9, 2020

Commits on May 10, 2020

Commits on May 12, 2020

Commits on May 13, 2020

Commits on May 14, 2020

Commits on May 24, 2020

Commits on May 25, 2020

Commits on Jun 2, 2020

Commits on Jun 11, 2020

Commits on Jun 21, 2020

Commits on Jul 5, 2020